Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to determine fpga resource usage per component and per process

Status
Not open for further replies.
M

matrixofdynamism

Advanced Member level 2
Joined
Apr 17, 2011
Messages
593
Helped
24
Reputation
48
Reaction score
23
Trophy points
1,298
Activity points
7,681
When we compile project in Altera Quartus ii, at the end we get resource usage. This gives total usage of logic elements, dsp slices and memory bits.

Is it possible to find how many fpga resources were used per component instance in design hierarchy and also per process?
 

matrixofdynamism said:
When we compile project in Altera Quartus ii, at the end we get resource usage. This gives total usage of logic elements, dsp slices and memory bits.

Is it possible to find how many fpga resources were used per component instance in design hierarchy and also per process?
Click to expand...

Quartus will break down resource usage to the entity level. Peruse the fitter report.

Kevin Jennings
 

Yes, there's a bit more than a single Flow Summary page in the compilation report. You also have a verbose resource utilization display in the Project Navigator's Hierarchy view.

also per process
Click to expand...
No.
 

I hope I can use it to simplify the design if I can find some inefficiencies
 

matrixofdynamism said:
I hope I can use it to simplify the design if I can find some inefficiencies
Click to expand...

Looking at resource usage per entity isnt really going to tell you if something is written inefficiently. It just tells you if a specific block is a specific size. The synth has created a circuit for you that implements your code, so determining if something is "efficient" is more a design/architecture/code problem rather than something you'll determine from the fit report.
 

Looking at resource usage per entity isnt really going to tell you if something is written inefficiently. It just tells you if a specific block is a specific size. The synth has created a circuit for you that implements your code, so determining if something is "efficient" is more a design/architecture/code problem rather than something you'll determine from the fit report.
Click to expand...
That's right of course. The resource utilization tells you at least which entities deserve primary attention when looking for saving potential.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top