Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

4:1 MUX using TGLs: how it works

Status
Not open for further replies.
L

lh-

Member level 1
Joined
Oct 5, 2016
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
277
I'm trying to understand how 4:1 MUX using TGLs works.
This is the example which I'm looking at
mux_1.JPG
(first picture)

I've understood how 2:1 MUX works but I don't get how 4:1 works. For input1, I understand: for (0,0) both pmos-es get 0 and both nmos-es get 1, so they're both open => the out is input1. But I don't get for other combinations - (0,1), (1,0), (1,1). For (0,1) I get that 1st TG is open and the 2nd TG is closed. Then how the input is going to out? Can someone explain? Thanks in advance
 
Last edited by a moderator:

yeah that was my mistake, i used to assume that s1 and s2 are always 0 and got wrong results. thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top