Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock and Data recovery circuit

Status
Not open for further replies.

pavan.prakash

Newbie level 4
Joined
Sep 21, 2016
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
43
Hi,
I want to design a clock and data recovery circuit at 7gbps using 65nm technology. which cdr model is best to design? Is it the single loop or dual loop one? I need a phase frequency detector and i thought of designing binary detector. Please help me with it? and help me if there is any paper available.

Thank you.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top