Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Process effects of digital Layout designs

Status
Not open for further replies.

preethi19

Full Member level 5
Joined
Jun 30, 2014
Messages
273
Helped
0
Reputation
0
Reaction score
1
Trophy points
16
Activity points
3,474
Can anyone pls explain to me in digital layout what are the factors that affect
1) Timing (causing timing violations)
2) power
3) area

(if i have missed on any other factor that is considered while doing digital layout design kindly include that too pls)

For a analog layout with scaling technologies so many issues are considered while doing layout like WPE, HCI, EM, IR effects and so on. Same like this wat effects are der for digital layout that too when technologies are scaled. Pls help!!! Thank you!!! :)
 

HCI is less of a concern. EM and IR are big concerns because of the power grid in digital designs. There are many more things to consider, I would highlight crosstalk and timing closure as a whole is a difficult problem.
 
I understand EM effect occurs due to high current density causing voids or hillocks. This can be reduced by using wider metal nets and IR causes voltage drop due to increased resistance becoz metal widths are reduced. To address both these effects metals widths should be made bigger. Am i correct about this? Also for a digital design using Encounter i normally just use the route option in the tool. I have never checked in what metal width does the tool routes the design. so i guess addressing EM and IR issues while doing layout is by changing or specifying a increased metal width in the tool. Can we do this in Encounter? Pls let me know! Thanks :)
 

I understand EM effect occurs due to high current density causing voids or hillocks. This can be reduced by using wider metal nets and IR causes voltage drop due to increased resistance becoz metal widths are reduced. To address both these effects metals widths should be made bigger. Am i correct about this? Also for a digital design using Encounter i normally just use the route option in the tool. I have never checked in what metal width does the tool routes the design. so i guess addressing EM and IR issues while doing layout is by changing or specifying a increased metal width in the tool. Can we do this in Encounter? Pls let me know! Thanks :)

by default, all routing is done with 1X metal. you can create special routing rules called NDR and apply those to some nets or some metal levels.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top