Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Deadlock in AHB Protocol.

Status
Not open for further replies.
P

PIYUSH1234

Newbie level 2
Joined
Oct 13, 2016
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
12
Under what condition AHB bus is in deadlock condition? I have read the protocol but getting confused the condition under which bus will be in deadlock. Thanks in advance.
 

An AHB deadlock can occur in a situation for eg when a slave holds the HREADY signal permanently low. In such a case the design of the slave is faulty.
As such the protocol does not enforce any quality-of-service or deadlock requirements.

btw- You have posted this in the wrong sub-forum. It needs to be inside "ASIC Design Methodologies and Tools (Digital)".
 

Hi dpaul,

Thanks for your explanation. I am looking for the deadlock condition in AHB transfer for SPLIT/Retry Transaction. If you have any knowhow, please share with us.

Thanks
Piyush
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top