beginner_EDA
Full Member level 4
Hi,
I have:
and I want to cancatenate
but why cancatenating part is not synthesizable?
I have:
Code:
localparam mem_x_size = 240;
localparam mem_y_size = 128;
reg [0:0] Y_waveform[0:mem_x_size-1][0:mem_y_size-1];
reg [9:0] rx_ds1a_reg=10'b0;
reg [8:0] x_index= 9'b0;
reg [7:0] y_index=8'b0;
and I want to cancatenate
Code:
always(@clk)
begin
rx_ds1a_reg <= {Y_waveform[x_index][y_index], 9'b100000000} ;
end
but why cancatenating part is not synthesizable?