Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In my opinion not needed. I have used Xilinx UART IP, and have never set a constraint for uart_tx or uart_rx pins.
Generally you need to find out if the incoming/outgoing signal is being sampled by a clock or not and decide accordingly.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.