Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Moved]: Noise Analysis of a Transmission gate in cadence

Status
Not open for further replies.

richaphy

Member level 1
Joined
Mar 20, 2012
Messages
35
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Greece
Activity points
1,592
I have made a simple transmission gate with one input (for signal with sinusiodal voltage input V0), a control (logic 0/1 to make switch On /OFF, with dc voltgae) and an output across a resistor.
I want to do the noise analysis of this circuit.
1) Since it is not a differential circuit, how can i have positive and negative output nodes, for output noise? Can I use ground as one output node?
2) For input noise, Input voltage source should be the the input sin voltage V0. But software is neither selecting the vsin as source or any of its ports.
Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top