Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Coupling capacitor in amplifier

Status
Not open for further replies.

CataM

Advanced Member level 4
Joined
Dec 23, 2015
Messages
1,275
Helped
314
Reputation
628
Reaction score
312
Trophy points
83
Location
Madrid, Spain
Activity points
8,409
Hello everyone,

I was reading in Sedra's book about discrete amplifiers with MOSFETs and at one point he stated this:

In order not to disturb the dc bias current and voltages, the signal to be amplified,
shown as voltage source vsig with an internal resistance Rsig, is connected to the gate through
a large capacitor CC1. Capacitor CC1, known as a coupling capacitor, is required to act as a
perfect short circuit at all signal frequencies of interest while blocking dc



In this special case (schematic below), I do not see its need since the DC bias can not interact with the voltage applied to the gate. Is it because the Vsig could have some sort of DC even though it is an AC voltage source?

Also, later on, he states the following:

Before leaving CC1 (refers to capacitor CC1 in the schematic), we should point out that when the signal source can provide an appropriate dc path to ground, the gate can be connected directly to the signal source and both RG and CC1 can be dispensed with.

I do not understand the reason behind having a dc path to ground in the gate network in this case and how would a signal source provide a dc path to ground.

Could anyone kindly explain ? Thank you !

 

If there is no DC path to ground, the gate will charge up and turn itself either always on, or always off, depending on the type of MOSFET. Rg is usually somewhere near 1MEG and keeps the gate from charging.
 
  • Like
Reactions: CataM

    CataM

    Points: 2
    Helpful Answer Positive Rating
Rg sets the gate at 0VDC. The current source between the negative supply and the source sets the Mosfet bias and current. The drawing is wrong because the source will not be 0V but it will be some negative voltage for an enhancement Mosfet. when the source has the same voltage as the gate then the Mosfet is turned on as hard as it can go then it will not amplify. The article correctly says that CC1 blocks any DC on the signal source and CC1 and Rg can be removed if the signal source is 0VDC.

A signal source is usually 0VDC if it is the output of an opamp that has a dual polarity power supply.
Frequently CC1 and other coupling capacitors are used as a highpass filter to block very low frequency rumble.
 
  • Like
Reactions: CataM

    CataM

    Points: 2
    Helpful Answer Positive Rating
In just the right scenario the cap wouldn't be needed. However the cap makes the circuit more reliable and suited to amplifying a wider variety of non-ideal sources. The cost of a single additional cap is small enough that it's always worth it in this scenario.

For example if the source was an op-amp without a negative supply it's output might be biased to Vcc/2. With the cap that's no problem.
 
  • Like
Reactions: CataM

    CataM

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top