Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How are you fixing setup violations? If you are shortening data path to meet setup check, I don't see why that will produce new set up violations. If the data travels fast, then fixing setup may produce hold violations .
Yes. You add one buffer to make path A faster. This buffer might not help path B, only causing an extra load on path B. Sometimes tools will struggle to converge when such situations arise, eventually giving up.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
