Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Synopsys dve all waves are gray even simulation is running without giving any error

Status
Not open for further replies.
D

dhananjayadmd

Newbie level 2
Joined
Sep 10, 2016
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
18
I compiled my verilog codes with test bench files using vcs command. Then ./simv command is used to run simulation and it is also running without no errors and giving expected display messages in command window. vpd dump file is also created(amount of bytes of the vpd file is very low - 22KB). But when i view the wave form using dve command all the waves are gray with NA sign in the value column. This happens only for some codes and I cant find the reason(There is no problem with viewing wave forms for many other projects i have done in the same environment-machine) . Anyone who knows the reason or way to find the reason for this?
 

@BradtheRad: Qs are not similar. The thread u mentioned is about xilinx ISE simulation error. My question is about Synopsys vcs. And in my case the simulation is working fine but dve wave dump is not created properly.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top