Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Sampling Rate in ADC

Status
Not open for further replies.
P

Pavlanto

Guest
Hi,
I have designed a 3bit flash ADC in Cadence Virtuoso. I have used a sinuid input with 1G frequency.My clock which i use only in T&H circuit has period 100ps. What is the sampling rate of my circuit?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top