Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Strobe vs clock in ddr

Status
Not open for further replies.
Joined
Jul 23, 2015
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
39
HI All,

Why strobe is required to sample data in DDR, That can be done with clock as well?

As per DDR spec, dqs(strobe) to clock delay is also fixed(tDQSS), then why clock can not be used to sample data as synchronous circuits

Please reply.

Thanks an Regards,
Rahul Kumar
 

i think that is because the data will transfer in two direction , for the MCLK is comes from controller ,if you used the MCLK to sample the data output from DDR you will have some trouble in sync between data and clk,it easier to control the timing when using the DQS come out from memory together with data signals.
 

i think that is because the data will transfer in two direction , for the MCLK is comes from controller ,if you used the MCLK to sample the data output from DDR you will have some trouble in sync between data and clk,it easier to control the timing when using the DQS come out from memory together with data signals.


ok, Thats mean MCLK can not be used for read data, But MCLK can be used for write data(As ctrl drives MCLK and write data). then why strobe is used to write data into memory

Thanks
Rahul
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top