Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The basic ones are:
1. DRC- design rule check - it checks geometrical rules of drawn layers
2. ERC - electrical rule check - it checks electrical issues, e.g. shorts, unconnected nets (it is usually done together with LVS)
3. LVS - layout versus schematic - compares if layout corresponds to schematic (it compares graphs taken from schematic netlist and netlist after nominal extraction)
4. spice simulations using at first schematic, but also after nominal and full (CC and RC) extraction
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
