Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

cmos dimension for operating voltage

Status
Not open for further replies.
M

mona123

Member level 5
Joined
Jun 10, 2010
Messages
87
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,898
Hi, If I use larger channel length device (say 1um) in a 90nm CMOS process, will my maxing safe operating voltage at drain and gate, scale linearly or will it be still be 1V given by foundry for 90nm gate length CMOS? Thanks.
 

Expect to see a big initial change but run into plain oxide
reliability - voltage asymptote before you get to 1um.
1um was 5V logic back in the day. Your short channel Vds
is probably driven by other things but there's always that
one not far behind it, all engineered and traded off.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top