Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

problem in ic compiler (congestion in H & V)

Status
Not open for further replies.
C

cyrax747

Full Member level 3
Joined
Nov 8, 2012
Messages
167
Helped
13
Reputation
26
Reaction score
11
Trophy points
1,298
Location
Bangalore
Activity points
2,494
Hi

I have a design with 35k and i am starting with 60% utilization and 7 metal layers .I have huge congestion nearly 20 and 5 % in H and V respectively.When i am trying to increase height my utilization is very less.even though my congestion is very less.please help me to fix this issue.
 

Is there anything special about this design or its floorplan? Congestion is usually very easy to fix if you can afford the area.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top