Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SDF Generation under Cadence Encounter EDI

Status
Not open for further replies.

naticom

Newbie level 3
Joined
Mar 28, 2008
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,312
Recently I've been doing an experiment with only one lib and one SDC, which means I only have one analysis view (typical). However, after calling write_sdf to generation the SDF, I'm surprised to see the SDF contains MIN and MAX delay, rather than showing only TYPICAL delay for each path. What's stranger is that MIN delay is not the same as MAX delay, and sometimes MIN delay are larger than MAX delay. I'm a little confused because I only have exactly one analysis view.

I loaded the same design to ICC and write sdf. ICC's sdf gave me 3 identical delay values of min:typ:max for each path, and this is what I expected.


I've seen someone posted somewhere that it may be the problem of OCV or si-aware, but it still occurred after I turned OCV or si-aware to OFF.

Can some EDI pros give me a hint?

Thanks!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top