Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i think it depends on the architecture of your DAC, mostly due to your decoder.
because when digital code changes from 0111 1111 ->1000 0000,
it maybe changes as below:
01111111 -> 00000000 ->10000000
so there emerges a ripple at the Analog output.
If u r using a current steering DAC, the maximum number of switch transition(off to on/on to off) occurs in this point, which results in the high glitch.
You will always find a glitch at every transition. But how major is it depends on where the code is changing. For example, in a 4 bit DAC, you will see a max glitch where there is a transition of code from 0111 to 1000. But you will also notice glitches during the 0011 to 0100 transition and so on. The reason for these glitches are :
1. CFT (Charge feed through/Charge injection) through the switches.
2. Clock timing - which determines the phases where the switches are ON or OFF.
To rectify it, just resize the sizes of your switches. There are indeed very huge glitches in your circuit. Or else, depending on your architecture, decide whether you need a overlapping clock or a non-overlapping clock. In case of Current steering DAC, the clock should be overlapping so that there is current through atleast one of the differential branches.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
