Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have designed an aux. PS with multiple of circuit on it? How should I compute my design efficiency for a multiple circuit, or for example the I have below..
The straight-up way is "wallplug", end to end, power out
(summation across all of the loads) divided by power in.
You will have to make up some use-cases to get the
inputs for that calculation. Full load, half load, ... (the
no-load case is easy, but ugly - 0%). Be sure to focus
on the likely range of application, so you don't have to
sit there and be abused about your full load efficiency
number alone.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.