Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Pipeline ADC transmission gate

Status
Not open for further replies.
M

mahshidkardan

Newbie level 4
Joined
Mar 30, 2014
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
65
Hi there,
I an designing 10-bit pipeline ADC in HSPICe. It works good with ideal switches. However, when I replace the switches with the ideal one, face the following error:

**error** internal timestep too small in transient analysis

Does any one knows about the reason? Please kindly let me know about the reason.

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top