Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[moved] Delay calculation of 2 input NAND gate by using hspice

Status
Not open for further replies.
S

SiriChandana

Newbie level 1
Joined
Mar 26, 2016
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
5
I have written code in following format. While simulating my code it was not showing any errors. But in my .lis file it showing tpHLnand and tpHLnand values are failed. and delay is also failed. what does it mean??. Can you please help me. Iam new to hspice. Thanks..


Code: 
.tran 0.1p 100u 
.probe v(V1) v(nandout1)
.meas tran tpHLnand trig V(V1)='0.5*supply' rise=1
+targ v(nandout1)='0.5*supply' fall=1 
.meas tran tpLHnand trig V(V1)='0.5*supply' fall=1
+targ v(nandout1)='0.5*supply' rise=1 
.meas tpdnand_noload param='(tpHLnand+tpLHnand)/2'
 
Last edited by a moderator:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top