Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[moved] Image processing on fpga

Status
Not open for further replies.
D

Devanandhan

Newbie level 2
Joined
Mar 22, 2016
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
19
hai i am new to xilinx & Fpga.i have an image of size 240×160.i converted it into .coe file.this coe file contains hex values of my image.then i stored my image data in block memory generator of xilinx ip core.i have verilog program for doing processing on those datas.my doubt is how can i acess my inputs from bram.
 

Re: Image processing on fpga

Use the read port of the BRAM.
Code: 
) BRAM_SINGLE_MACRO_inst (
  [COLOR="#FF0000"].DO(DO),[/COLOR] // Output data, width defined by READ_WIDTH parameter
  [COLOR="#FF0000"].ADDR(ADDR),[/COLOR] // Input address, width defined by read/write port depth
  [COLOR="#FF0000"].CLK(CLK),[/COLOR] // 1-bit input clock
  .DI(DI), // Input data port, width defined by WRITE_WIDTH parameter
  [COLOR="#FF0000"].EN(EN),[/COLOR] // 1-bit input RAM enable
  .REGCE(REGCE), // 1-bit input output register enable
  .RST(RST), // 1-bit input reset
  .WE(WE) // Input write enable, width defined by write port depth
);
The red highlighted ports are used to read the single port BRAM.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top