Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Ate scan failure debug

Status
Not open for further replies.

dzkxybx

Newbie level 3
Joined
Aug 15, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
21
hi all,

my asic failed in SCAN test in both DC and AC mode.

the teat pattern failed from pattern NO 2. and some patterns failed at all their cycles.

my STA and post simulation is all passed.

i'v tried increase voltage, slow down clock frequence, but no there isn't any improvement.

can any body tell me what is the most likely cause for this issue? thanks.

- - - Updated - - -

the scan failure is same between different chips and test clock frequence.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top