Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

TT SS FF process corners

Status
Not open for further replies.

dr3i

Newbie level 4
Joined
Jan 19, 2016
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
40
how will i know which process corner is the best/worst case?
we made a layout for a cmos inverter. the input is just a pulse and the output waves for the three corners are shown and their rise/fall times are measured and compared. based on the data, how will i describe the 3 corners and how will i know which corner is the best or the worst case?
 

The first letter stands for all nmos transistors, the second for all pmos (or the other way round, don't remember).
T=typical
S=slow
F=fast
... concerning propagation delay and switching speed.

For best case, FF is used, together with highest voltage and lowest temperature
For worst case, SS, lowest voltage and highest temperature.

Typical case of course is TT, typical voltage and temperature (usually 25°C, but could be a different typ. application temp.)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top