Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
Have you decided on your Master and Slave modules?
The AHB bus would provide data to be transferred between b/w the M and S. Without a Master and Slave an AHB i/f would be meaningless.
Download the AHB Lite spec from ARM and read it too.
oh, btw - Have you solved the problem of your thread - What am I do if I have to take 4KB+a address in AXI Bus?
I see that it was posted today. Now I see you have jumped to AXI!
Advice - Stick to one protocol at a time until u completely understand it.
Specifically, it needs to multiple master so i think that it makes by using AHB Lite.
the AHB-Lite is existed also another version as Multi layer AHB lite.AHB lite is single master protocol. Full AHB is multi master protocol. However, you can use AHB Bus matrix to arbitrate and multiplex AHB master before connecting it to AHB lite bus.
If you want single master + multi-slave you can go for AHB-Lite.
For Multi-Master + Multi-slave go for normal AHB.
For your case it seems AHB will suffice.
I found the coretex M0's specification, and it tell us that coretex M0 is used ML-AHB-Lite
See..........now you are deviating on what you has asked in #1. Not good!
Mark this thread solved/closed and start a new one, if you want to base your AHB Lite question *keeping in mind that it has to be connected to a Cortex M0*.
On a side note - please understand the architecture before framing a question.
I wait to find the answer, I think I did not any correct answer until now.