Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

RMS JITTER IN Phase locked loop

Status
Not open for further replies.
P

pankajpc

Junior Member level 1
Joined
Aug 22, 2014
Messages
19
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,283
Activity points
1,436
I am trying to calculate rms jitter for PLL. Will abs_jitter command in cadence calculator after selecting the clock suffice. The result, I get is absolute jitter. Is it the same as rms Jitter.

please advise


regards
-pc
 

not sure, but it sounds like "absolute jitter" might mean peak to peak jitter, which is which you would deived by 2 to get peak jitter, and then again by (2)^1/2 to get RMS.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top