Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why does my OP-amp change value so incredibly slow?

Status
Not open for further replies.

Addez

Newbie level 6
Joined
Jun 9, 2011
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,397
Here is my circuit, it amplified a boolean (from 0-1 volt) to 0-4ish volts.
show6.png

The issue is that when it's going back to 0 volts, it takes sinks super slowly. Same speed as the capacitor take to unload.

show7.png


It has to do with the capacitor and the JFET but I have no clue what it is or what to do about it.
Any suggestions?
 

Hi,

I wonder why it does anything.

--> both supply pins are connected to +5V. So it has no negative supply.

Klaus
 

both supply pins are connected to +5V. So it has no negative supply.
V8 is negative, but the sign is perfectly hidden. Addez would want to arrange the circuit elements more clearly.

The circuit is behaving expectable. The negative output ramp is cause by forward biased PJFET gate junction forcing the OP into current limit, by nature of the circuit. You could add a series resistor, e.g. 100 kohm to limit the gate current in forward bias.
 

In addition to correcting the wrong opamp power supply as pointed out by the others, unless you have a specific reason for wanting to use a JFET, use an N-channel MOSFET and you'll see a very different result.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top