Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Even if you could get a clean export and import of
polygon schematic data, so much of Cadence schematics
has to do with properties and passdowns, I doubt that
a so-sourced schematic would behave anything like
what you'd want. Even in layout, the first thing that
happens is all variable / property-defined geometries
get evaluated and fixed with no way back.
Does ASITIC have (say) an EDIF export? Never seen
that work well either, but at least it's intended (or
putported) to.
Should that be done while converting itself? Are there separate forms of gds tools for layout and schematic? I take cif file from ASITIC and convert it into gdsII using someother tool, for it to be imported into cadence.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
