u24c02
Advanced Member level 1
Dear all,
I ran across the systemverilog data type of 'logic' in the internet.
But I'm verilog user so systemverilog does not familiar with this.
So does anyone know the reasone that why we have to use logic instead reg of verilog data type?
What is the difference between them?
I ran across the systemverilog data type of 'logic' in the internet.
But I'm verilog user so systemverilog does not familiar with this.
So does anyone know the reasone that why we have to use logic instead reg of verilog data type?
What is the difference between them?
Last edited: