Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
What is the limit on voltage scaling. Lets say voltage is scaled below 1V, since current in a MOS is proportional to square of voltage, wont the current reduce drastically thereby increasing the delay significantly and hence affecting the freq.
It doesn't: Both width and length of interconnections reduce with scaling (height only minimally), so at constant current (s. below) IR drop stays essentially the same with scaling.
Lets say voltage is scaled below 1V, since current in a MOS is proportional to square of voltage, wont the current reduce drastically thereby increasing the delay significantly and hence affecting the freq.
The current stays essentially the same with supply voltage reduction because the threshold voltages are reduced too, so the currents can be kept. Delays decrease because capacitance values scale at least linearly, hence frequencies increase.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
