Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[moved] Formal verification(synopsys) version 2010.03 or LEC

Status
Not open for further replies.
V

vijaynitbpl

Newbie level 2
Joined
Jan 13, 2016
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
13
hello all,
pls help me to find out is reason for this.
should i have to run "verify" command after that because ii'm not getting any answer.

Code: 
Info:  Net i:/WORK/usb_link_ulpi/link_dbg[6] is undriven.
Info:  Net i:/WORK/usb_link_ulpi/link_dbg[5] is undriven.
Info:  Net i:/WORK/usb_link_ulpi/link_dbg[4] is undriven.
Info:  Net i:/WORK/usb_link_ulpi/link_dbg[3] is undriven.
Info:  Net i:/WORK/usb_link_ulpi/link_dbg[2] is undriven.
Info:  Net i:/WORK/usb_link_ulpi/link_dbg[1] is undriven.
Info:  Net i:/WORK/usb_link_ulpi/link_dbg[0] is undriven.

*********************************** Matching Results ***********************************
 3287 Compare points matched by name
 0 Compare points matched by signature analysis
 0 Compare points matched by topology
 102 Matched primary inputs, black-box outputs
 272(0) Unmatched reference(implementation) compare points
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs
 390(759) Unmatched reference(implementation) unread points
----------------------------------------------------------------------------------------
Unmatched Objects                                                        REF        IMPL
----------------------------------------------------------------------------------------
 Registers                                                                    272           0
   DFF                                                                            11           0
   Constrained 0X                                                           257           0
   Constrained 1X                                                               4           0
****************************************************************************************

thanks for help
 

Formal verification(synopsys) version 2010.03 or LEC

hello all,

in setup mode i was geeting these issues.
pls tell me why i'm not able to use this command?

Code: 
fm_shell (setup)> verification_set_undriven_signals = don't-care
Error: unknown command 'verification_set_undriven_signals' (CMD-005)
fm_shell (setup)> verification_set_undriven_signals = X
Error: unknown command 'verification_set_undriven_signals' (CMD-005)
fm_shell (setup)> verification_set_undriven_signals X
Error: unknown command 'verification_set_undriven_signals' (CMD-005)

Thanks for help
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top