Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to test the speed grade of the FPGA

Status
Not open for further replies.

bjzhangwn

Member level 1
Joined
Aug 9, 2004
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
306
How to test the speed grade of the FPGA,I use V2-6000, speed grade is -6,but I doubt that the speed grade can't reach -6,So I want to know how can I test the speed grade?3X.
 

The speed grade is the speed grade, there is no "checking" it. The speed grade is decided by the part when it is manufactured. IIRC, all the parts are manufactured the same, with the higher quality (ie speed grade) taken from a specific area of the wafer (or they are tested?).

You might be able to push the part faster than the speed grade says, but it's not guaranteed to work.
 

back in the days of V2 Xilinx used to test all the devices (don't know if that is still true) as they are reprogrammable. They would bin the parts according to speed grade based on passing tests for that speed grade. Unless you can find someone on here willing to divulge Xilinx proprietary information I doubt you get much information on the test code used to run those parametric tests on the die to bin the parts according to speed grade.

If the part doesn't behave correctly at a speed which the STA tools say it should meet timing, then given the age of Virtex-II devices, introduced in 2001 (though they still claim to "produce" them to support old designs...probably just have a bunch of left over die), I'd be more inclined to think they may have been damaged by ESD from poor handling. ESD doesn't necessarily just kill a part usually you'll end up with degradation of the performance in some fashion.
 

Reduce supply voltage to min and test for margin at speed with your design.
Avoid metastable or race conditions use synch clock for critical timing.
Poor design choices can obviously reduce speed integrity issues.
Raising voltage 5~10% can make marginal designs sometimes work....at room temp or colder.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top