Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Errors in Altium Designer

Status
Not open for further replies.
BiNa2605

BiNa2605

Full Member level 3
Joined
Sep 1, 2015
Messages
179
Helped
6
Reputation
12
Reaction score
4
Trophy points
18
Location
VietNam
Activity points
1,357
Hi everyone,

I design a PCB but I met the errors (I am not sure that is an error or not :-?). Could anyone take time to support me?
Altium Error.PNG
I think the reason is because I setup the rules for design PCB does not suite.
 

What is that vertical line? If it is connected to a different net than these pads/horizontal lines and if they are at the same layer; of course, it will give an error.
 

No the horizontal lines not the same layer. White: top overlay and the other in the top layer.
Error Altium.PNG

I send you my Altium file in the attached file.
 

Attachments

  • UHF RFID SL900A.rar
    4.7 MB · Views: 60

I looked at your PCB, error is due to the "design rule check" wizard. This wizard tell you if you violate any pre-defined design rules or not. In your case, one rule seems to be defined as "the distance between two layers that are connected to different nets should at least be greater than 0.254 mm". This is called as minimum clearance value between nets. In your case it is defined as 0.254 mm and I think it is the default value. You can redefine it from the settings that are defined in Design/Rules.. tab.

Normally, you should check whether the PCB manufacturer can draw PCB with your defined minimum clearance values or not. However in your case, it is seen that violated distances are belong to the pads of the footprint of component U1. If you drew the footprint of the component yourself, check it once more. If you found it from a library and put it directly, I think these are the correct dimensions. So you can just change the minimum clearance value to o lower value that suits your case.
 

The currently reported design rule violations according to the screenshot in post #1 are#:

- silkscreen crossing the pads
- solder mask feature < 0.254 mm

The silkscreen has to be corrected in the footprint, for soldermask related and other design rules, useful parameters must be set, as explained by kpc.

A moderate standard supported by most PCB manufacturers is 0.15 mm minimal copper structure ans spacing, 0.1 mm minmal solder mask structure.
 

I fixed one of the errors. When I make a footprint, cannot draw the top-overlay cross the top layer. But I still have another errors. error1.PNG

- - - Updated - - -

Dear FvM how can I fix it? I am just a newbie of Altium.
 

Unfortunately I don't see which DRC errors are reported now. And I'm only occasionally using AD.
 

Hi FvM, I think I understand that errors. The errors with the small circle because I use TearDrop action to the vias and Pad. And the errors with the larger circle that caused because these pins I did not draw in the schematic file. I just know about that for several tries but I do not know how to fix it at that time.
 

because these pins I did not draw in the schematic file
Click to expand...
Do you say the layout is not corresponding to the schematic net list? You should either correct the schematic (e.g. back-annotate the changes) or disable all net list related DRC.
 

Oh, I do not know that cause a problem. In my case I have to draw something new but it is not include in schematic. So if I want to do that I need to define these stuffs in the schematic. Is it right?

- - - Updated - - -

figure.PNG

How could you draw the big line (90 degree) like above figure
 

You don't need to draw the dipole elements specifically in the schematic (of course you can make a part with footprint and schematic symbol for it if you like to). But typically, you'll just assign some copper pour to the respective net.

As far as I understand, the problem was that not all IC pins have been connected in the schematic. That should be preferably done.

You can also define additional nets and connections in the layout tool and back-annotate them to the schematic.
 
Yes, I am not use the copper pour for it but I think your idea is great. I draw a line with the shape that I expect. These problems are not serious so that I can order the PCB (because I just add some pins for the specific aim).
 

Whatever you design, consider the shematic as the master design.

Everything that you put in the PCB should have a corresponding entry in the schematic.
So before you touch the PCB you draw a schematic, confirm al the settings you eneed etc then transfer to the pcb editor to do the pcb.
 

@Mattylad: I know that thing. But have you ever think sometime your PCB file will be different from schematic? For example when you want to solder LGA footprint (very tiny) by yourself, the PCB file will be different from schematic. Or in my case I want to draw dipole antenna, how can you draw it in schematic file? Sometimes it will be irregular.

- - - Updated - - -

Do you know how to update the PCB file after changing in schematic file (master). I go in to Tools->Update from PCB libraries but it is not work. I also search on the Internet but I still not find my solution. :shock:
 

BiNa2605 said:
Do you know how to update the PCB file after changing in schematic file (master). I go in to Tools->Update from PCB libraries but it is not work. I also search on the Internet but I still not find my solution. :shock:
Click to expand...

Open PCB document and then from Design tab, choose "Import changes from XXXX.PrjPCB". Updates in schematic will be seen and you can choose which ones to import.
 

I do not know why the Import changes from XXXX.PrjPCB is invisible.
 

Now, I can update PCB from schematic (may be the software have a problem). Anyway, I also fixed all problems. Design/Rules and following the DRC error check to find which faults need to be fixed.
In the previous errors, that is "Silk to silk clearance" and "Silk to Solder Mask clearance" (the distance is larger than 0.254mm).
Fixed.PNG
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top