Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Test the Setup and Hold time of a SRAM memory

Status
Not open for further replies.

imbichie

Full Member level 6
Joined
Jul 30, 2010
Messages
381
Helped
55
Reputation
110
Reaction score
54
Trophy points
1,308
Location
Cochin/ Kerala/ India or Bangalore/ Karnataka/ Ind
Activity points
3,580
Hi All,

I am using some memories in our design. I got the setup and Hold time values of the memory from its *.lib file.
But I need to test (Not only in simulation but as well as on real chip) whether the values are correct or not.
Is there any way to (either standard or other) test the Setup and Hold time of a memory.
First I need to test the same on simulation, then the same on real chip.

All the ideas are appreciated.
 

If Setup and Hold times exceed designed wait times, errors can occur.

But this is only one of a dozen or more mechanisms that can influence SNR and BER.
Many different algorithms to determine optimal settings or reliability have different tradeoffs for test time vs fault coverage.

Adjacent cell, pattern dependent at full speed is one of many tests.
Just as in CPU SRAM delay controls, BIOS uses an algorithm to provide a quick sample test of various patterns.
Memtest86+ has a dozen or so different patterns.for example on PC's, you may check.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top