Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why in industrial chips l don't use JFet transistor today?

Status
Not open for further replies.

stackprogramer

Full Member level 3
Joined
Jul 22, 2015
Messages
181
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,298
Activity points
2,668
why in industrial chips ,manufacturer doesn't use JFet transistor today?

hi,today IC designer uses mos and cmos why jfet is not used?jfet approximately is used a little.
it is true that jfet is ablolished?
 

Search the portfolio of leading manufacturers like Analog Devices and find a number of operational amplifiers with JFET input stage or JFET analog switches.
 

thansk for reply,a sample jfet but they are little vs mos and.....
TEXAS INSTRUMENTS LF356N Operational Amplifier, Single, 5 MHz, 1, 12 V/µs, 10V to 36V, DIP, 8

but i am concluded that jfet fabrication is more difficult than mos and cmos fabrication.
so jfet is used little.
 

I once read jfet's are easier to fabricate than a transistor, and the jfet concept is simpler too. However the transistor was invented first, or a working device was developed first, because it was possible to make one with technology available at the time.

Perhaps the jfet requires microscopic precision to fabricate the narrow channel, whereas a
transistor can be built on a larger scale, and even by hand when trying various hobby experiments.
 

JFET is about the simplest structure you can make. It
has some usually-undersirable features, such as needing
to drive the gate beyong the source rail (which voltage
you may not have, or care to create). This relegates
them to applications such as cascode guard transistor
(see some GaN power devices doing this, GaN FET over
NMOS switch) and op amp front ends where you can
spec some headroom to accommodate the pinchoff.

I had to design some JFET based analog switch / mux
products once, and it was a lot messier than a CMOS
switch. A S/H too, which ended up needing a lot of
fancy gate drive control to minimze the hold pedestal.
Why? Because we had no CMOS technology suited to
the application (don't ask).

You don't need fine lithography to define the gate, the
working voltage will define that upward from your node's
capability most likely. Pinchoff and BV come from gate L
and the channel doping.

Frquency response tends to be poor if you use the back
gate to increase gm, because now all that capacitance
(or a large chunk) is Cdg, not Cds. But you can get some
surprisingly good RF performance out of a short channel
MESFET on thin SOI. Of course your in-house technology
mavens will barf all over its variability and so on, because
improving it would require some effort on their part. But
I've seen grad students accomplish this in my former
foundry, where my Technology (so-called) group would
not even be convinced to try.

And that is often the bottom line - somebody in a position to
say "no", decides they don't care to support a fringe-application
device in manufacturing and CAD. If you can't make their Dad
spank them (by showing him the money), it won't get blessed
(probably, not even built).
 
JFET is about the simplest structure you can make. It
has some usually-undersirable features, such as needing
to drive the gate beyong the source rail (which voltage
you may not have, or care to create). This relegates
them to applications such as cascode guard transistor
(see some GaN power devices doing this, GaN FET over
NMOS switch) and op amp front ends where you can
spec some headroom to accommodate the pinchoff.
you are right,thanks for reply.I was wrong.
 

Re: why in industrial chips ,manufacturer doesn't use JFet transistor today?

hi,today IC designer uses mos and cmos why jfet is not used?

In ASICs, I would venture to say that MOS technology tend to get designers's preference due to their lower leakage gate current, that probably turn them easiest to employ in standard cells with no concern about coupling stages. just a guess...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top