Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

current mirror layout

Status
Not open for further replies.

preethi19

Full Member level 5
Joined
Jun 30, 2014
Messages
273
Helped
0
Reputation
0
Reaction score
1
Trophy points
16
Activity points
3,474
Hi i have attached an image of two transistors connected. Could anyone pls tell me what type of function it does. it looks to be like a current mirror
Untitled.png

Its equivalent layout is der to the right of the image. My question is i thought current mirror has a structure like the following image
maxresdefault.jpg

Wer the gates of two transistors are connected and to one of the transistor's drain the current source is given that needs to be copied to the other transistor. But in the first image the two transitors connection is something like this
1.png

So why is this current mirror like this. Secondly if its a current mirror i thought they need to me matched since they perfom the same function. Why is this not matched in the layout? Maybe current mirror needs matching so current is copied properly. but for the first image it looks like there is steady supply of current to both the transistors so they ignored the matching. Suppose in my case i have a current mirror like the second image then am i supposed to do matching or just use two transistors like the first image layout. It looks like they have just laid it out as

s A d B s which is A | B

so in my case can i do it like above or should i make it as A B | B A.... Can someone pls help!!!
 

These are simply two parallel nmos transistors (both sources in parallel, both gates in parallel, both drains in parallel, gates connected to common drain (or to common source, if these are two spare FETs). No current source(s) exist here.
 

Ibias goes to the gate of two other transistors.
 

Ibias goes to the gate of two other transistors.

I believe this is correct, but in this case it's Vbias not Ibias. There's no current into a gate (theoretically, at least ;-) ).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top