Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Using a diode:diode+R signal, yes; not much to work
with and no internal gain there. A BJT:BJT+R setup
can give you some gain along with the Vbe pairing.
Then there is the PSRR issue, which often tracks AVOL
(at DC). For your bandgap to reject common supply
ripple frequencies you need not just decent gain, but
decent gain out to 1MHz (or, you need to provide it
a niose-reduced local supply, like a NMOS LDO internal).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
