Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Value of Insertion delay and skew

Status
Not open for further replies.

manoj.ec

Newbie level 1
Joined
Aug 16, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bengaluru
Activity points
1,289
Setup and Hold violation depends on the "value of the clock skew".

Since clock skew is the difference of insertion delay of two flops (launch and capture flops),
Can the insertion delay be any value?
Can it be greater than clock period?

On what basis the insertion delay value is set?
 

My thought is below:
- Basically, launch and capture flops are in same domain, they should have the same value of clock latency with all flops in their clock domain.

- You can make it any delay value if you maintain below:
+ Timing is MET for that path and other paths related to those flops.
+ Latency is short enough to guarantee the switching power on clock line.

- And sure, it can be longer than clock period. In fact, it should be as short as possible.
 

Can the insertion delay be any value?
yes, it's dependent on the depth of the clock tree that was synthesized, more FFs in the design the bigger the tree and hence the more insertion delay.

Can it be greater than clock period?
see the comment above, if the tree is large enough it will result in an insertion delay that is larger than the clock period, hence the reason some designs require a PLL.

On what basis the insertion delay value is set?
read the points made above.
 

my thought is insertion delay is depended on size of the block.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top