megaknaller
Member level 2
Hello guys,
I am designing a differential common collector Colpitts VCO and as usual I am taking the output from the collector of the transistor. This output will go into a buffer stage so therefore I am trying to design a matching stage between the buffer and the VCO so I can extract a good output power from the oscillator which will then feed the buffer stage. Due to the large signal characteristics of the VCO i need to find the large signal output impedance of the oscillator so i can design the necessary matching. How can I carry out this simulation in Cadence?
I appreciate any advice or explanation how to perform this analysis.
Thank you in advance,
Megaknaller.
I am designing a differential common collector Colpitts VCO and as usual I am taking the output from the collector of the transistor. This output will go into a buffer stage so therefore I am trying to design a matching stage between the buffer and the VCO so I can extract a good output power from the oscillator which will then feed the buffer stage. Due to the large signal characteristics of the VCO i need to find the large signal output impedance of the oscillator so i can design the necessary matching. How can I carry out this simulation in Cadence?
I appreciate any advice or explanation how to perform this analysis.
Thank you in advance,
Megaknaller.