Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

connect all the clock gating test pins to a port in RTL compiler

Status
Not open for further replies.
Z

zhangljz

Member level 5
Joined
Oct 19, 2013
Messages
81
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Activity points
648
Hi,

I am using RTL compiler for synthsise, and I want to implement clock gating. I don't have ICG cell, so I wrote a module as the clock-gating module, which has "ck, D,Q,enable, test", where test is the clock gating control signal. 

Code Verilog - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

module ICG_posedge (
input ck_in, enable ,test,
output ck_out
);
 
reg en1;
wire tm_out, ck_inb;
 
assign tm_out = enable | test;
assign ck_inb = ~ck_in;
 
always @(ck_inb, tm_out)
  if(ck_inb)
     en1 = tm_out;
 
assign ck_out = ck_in & en1;
 
endmodule;


The question is that I want to connect pin 'test ' of all the ICG instances together to a port 'CG_test'. How can I do this in RTL compiler?

Thank you
 
Last edited by a moderator:

it is not a good idea to implement a clock gater cell because of timing issues with gates put in the clock gate. as far as I have seen...most library vendors will provide a set of clock gaters(I have yet to see a library with clock gaters).
Clock gaters are bit complicated and specially handled by tools because they go into the clock tree. you should ask your vendor to provide the clock gater in the library
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top