Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Moved]: STA : What care we have take during postlayout sta?

Status
Not open for further replies.

mepriyasingh

Member level 2
Joined
Sep 20, 2015
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
255
What care we have to take during post layout STA.
please mention according to priority.

Thanks
 

What care we have to take during post layout STA.
please mention according to priority.

Thanks

Please suggest me.
I am talking about report, what we have check first if our constraints is clean/ok.
Thanks
 

hi
You need to check if the timing is clean in your layout implementation tool as well as your timing signoff tool
you need to check for timing (WNS, TNS) , max cap , max trans violations in your reports , which path group are violating ...

Thanks
vlsidesign
 
Last edited by a moderator:

hi
You need to check if the timing is clean in your layout implementation tool as well as your timing signoff tool
you need to check for timing (WNS, TNS) , max cap , max trans violations in your reports , which path group are violating ...

Thanks
vlsidesign

first we have to check skew or timing report. which we give priority.
And presently what is the industrial approach about skew.
Thanks
 

first we have to check skew or timing report. which we give priority.
And presently what is the industrial approach about skew.
Thanks

Clock skew comes into picture once you have clock tree built which will come after you have your timing clean at placement stage.

So you can check what is the timing at placement (WNS,TNS) , if that is clean ( within the limits you expect ) then you can proceed for clock tree and once clock tree is built you can check for skew in various path groups
i am not very clear about when you say "industrial approach" ....but let me put it this way , clock skew requirement varies from design to design and it will not be something for which you can have a general rule .....
 
Last edited by a moderator:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top