Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

digital timing optimization

Status
Not open for further replies.
R

research235

Full Member level 6
Joined
Mar 15, 2006
Messages
331
Helped
24
Reputation
48
Reaction score
6
Trophy points
1,298
Activity points
3,100
hi

what is the best practice to include extra margin for timing optimization during place and route.
Is to by inducing extra uncertainty or increasing the frequency and what is the impact of either of technique
 

Uncertainty for global margin. Don't add uncertainty globally though if you have a few tricky paths, as this will increase area and power, and make it harder to fix, use set_path_margin on the specific paths.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top