Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to do ATPG with CADENCE ENCOUNTER TEST?

Status
Not open for further replies.
B

binod_kumar

Newbie level 5
Joined
Sep 15, 2015
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
85
Dear All,

I have a .v file and i have done scan synthesis using RTL Compiler. Now how to approach for doing ATPG using the ENCOUNTER TEST(ET)? Do I need to export the scan.def file to ET for doing atpg/ fault analysis? I don't know the exact command to do this export thing.


Kindly Help ASAP.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top