Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to understand obfuscated IP codes?

Status
Not open for further replies.
S

Sumathigokul

Member level 1
Joined
Aug 22, 2013
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
286
HI,

Good day to all.

If suppose the HDL/ netlist code for FPGA design is obfuscated, how to understand it?? Is there any systematic procedure to perform it??

Thank you in advance.

Regards,
SUMATHI G.
 

Yes, you go to the company that you licensed it from, and pay for the unobfuscated version.
 

Better to design things from scratch, which would be less expensive compared to un-obfuscating or reverse engineering a design.
Unless you are doing your PhD thesis on it, what could possibly be the motivation?
 

Hi dpaul,

I am doing PhD in developing Obfuscation Metrics, so i am interested to know about it.
 

I am doing PhD in developing Obfuscation Metrics,
Click to expand...
Then I guess you might be knowing more than anyone else here (unless some other forum member, who has already worked on it). Generally the big shot IP/Core provides keep the Obfuscation methods as a closely guarded secret. So even if an EDA board member has worked on it, I guess he/she will never share the knowledge here.
As I see it, your source of knowledge could be white-papers, IEEE papers or advanced text-books.
 

Obfuscation is a bit pointless now, given many EDA tools support properly encrypted IP. (i.e. IEEE P1735).
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top