Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DDR interface - SSTL termination

Status
Not open for further replies.

nickagian

Member level 4
Joined
Mar 19, 2009
Messages
71
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
Zurich, Switzerland
Activity points
2,001
I have a question regarding the DDR SSTL termination.

The JEDEC Standard (JESD8-9B) about the SSTL Interface for DDRs shows two possible termination methods, class I with single parallel termination and class II with double parallel termination, Figures 4 and 5 of the Standard respectively.

The thing is that the standard doesn't differentiate between uni- and bidirectional signals (such as data DQ).

Does anyone know if the termination is the same for both signal groups, unidirectional and bidirectional?

Theoretically the Rs series resistor is placed closer to the driver. But with bidirectional signals both sides could act as drivers. Does this mean we have to put two Rs series resistors, one at each side? As far as I know the DDR chips are not internally terminated.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top