Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Delay Cell Design for Ring Oscillator

Status
Not open for further replies.

iou

Newbie level 4
Joined
Feb 22, 2005
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,332
Can someone give me the underlying theory to create (i.e., size and bias) a delay cell (a total of 4 delay cells in the ring oscillator). I am using 0.18um technology and I don't know what an appropriate bias current is for the cell, I don't know how to set output swing. I want to design for an fo of 2GHz.

In the diagram VDD = 1.8V. Based on my understanding M3 and M4 are biased such that they are always in triode, ie., act a resistive load, but I don't know how to bias or size these.

I'd really appreciate if someone could help me gain a better understanding of the topic and possibly help me out.

IOU
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top