Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help about Software Defined Radio (SDR) using FPGA...

Status
Not open for further replies.

TRUNGDPHAN

Member level 1
Joined
Jul 1, 2004
Messages
32
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
297
please help me to:
+ understand about SDR architecture.
+ point out an architecture which is using/is developing on the world.
+ applicate into an FPGA board (such as Sparktan 2E/3).
+ take an example code which is written for FPGAs (use Webpack software of Xilinx).
Thanks a lot.
 

Hi friend,

I'm also interested in SDR's and developing FPGA applications. Please tell me if you get any information.

Regards.
 

This is a new title, I try me best to understand and study it. maybe we can communicate with each other.
 

mmm...
I want to know that ...please tell me some information about that..
 

Hi,
FPGAs r the most suited device for SDR applications.
The SDRadios can switch between any communication standards,
and it is modified through a sotware setup.
Since FPGAs are reprogrammable, it can easily adapt to this changes.
More over the SDR design contains too much of algorithm complexity in terms of multipliers and adders. So this can run at a great speed if we target this to FPGA devices, since they have a lot of multipliers. Now Virtex4 comes with MAC engines, which infact is more suited for this application.
 

That's a good document but figure of SDR system is not clear. Do you have any one else?
 

See whether u can make use of this document then.
its a presentation from Mathworks regarding the Capabilites of SDR and their modelling.
 

Thank you for your document.
Please help me to know step by step about the blocks in the document.
Specially, the A/D block.
Thanks
 

this is a latest problem, i am involving in it.
or you can give some solution scheme.
 

Jackwang said:
this is a latest problem, i am involving in it.
or you can give some solution scheme.

hi jack,
sorry,i cudn't get what u meant?
what soln r u looking for?
 

I thought the stages in SDR were:

1.Convert RF to IF.
2.ADC
3.DDC (look at redriver), LPF
4. IQ demodulation using CORDIC or some sort of LUT.

you should look at gnuradio that would give a more detailed description.
 

i think u can learn from sampling theory.it's helpful for u. so far ,the SDR works well from high IF. then A/D is the front-end point of the SDR.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top