Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

zero vth transistor design problem

Status
Not open for further replies.

lhlblue

Member level 3
Joined
Jan 9, 2013
Messages
56
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,742
in umc 0.18um process, there is zero vth transistor(only NMOS).

1, Can PMOS zero vth transistor exist? why?
2, what is the normal use of zero vth transistor?
3, i build a current mirror with the zero vth NMOS transistor, but i have found that, the mirror ratio is wrong, i design it to be 1:10, but the simulation shows that it is 1:300, very large, why? vds modulation? or any other reason?

thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top