Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Virtuoso Post Layout Simulation Error

Status
Not open for further replies.

steph6

Newbie level 1
Joined
Jul 3, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Hello,

I created a layout of a not gate using Virtuoso Cadence layout tool. Then I did the drc check and fixed all errors and I extracted the layout. After that I went into the extracted layout to try to post simulate it using ADE L (Spectre) after setting up the Analysis and the outputs and the stimulus.

However I am getting this error:
"ADE-3036: Error Encountered during simulation".

I have attached the pic of the error. error message.PNGerror message.PNG

I am new to the whole subject so if I didn't give enough info then please do ask me.
Thanks a lot for your help.

Regards,
Steph
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top