u24c02
Advanced Member level 1
what is difference between pass by ref and pass by val in systemverilog?
I just want to know what is difference between pass by ref and pass by val in systemverilog?
I can't find any example.also expecially, what is this?
Does anyone know what is this and explain?
interface xxx ...
event yyy;
event ggg;
event ggg1;
event ggg2;
modport io_bus ( ref yyy, ref ggg, ref ggg1, ref ggg2, .... );
endinterface
What is the purpose "ref yyy" in the modport ?
I just want to know what is difference between pass by ref and pass by val in systemverilog?
I can't find any example.also expecially, what is this?
Does anyone know what is this and explain?
interface xxx ...
event yyy;
event ggg;
event ggg1;
event ggg2;
modport io_bus ( ref yyy, ref ggg, ref ggg1, ref ggg2, .... );
endinterface
What is the purpose "ref yyy" in the modport ?